

FIG. 1




FIG. 2




FIG. 3





FIG. 4



JAVA INSTRUCTION	iadd (RF=2, RF>0) ↑ LDR R0[RStack, #4]! (POP)	iadd (RF=2, RF>1) LDR R3[RStack, #4]! (POP)	iadd (SA=-1) ADD R3, R3, R0
ARM INSTRUCTION(S)			
STATE	00000	00100	01000
R0	E	SOA TOS	SOA TOS
R1	E	E	E
R2	E	E	E
R3	E	E	(SOA+SOB) TOS

JAVA INSTRUCTION	lload ¹ (RF=0, RE=2) ↑ LDR R1[Rvars, #4] LDR R0[Rvars, #0]	lload ² (RF=0, RE=2) ↑ STR R3[RStack, #4] (PUSH)	lload ² (RF=0, RE=2) LDR R3[Rvars, #4] LDR R2[Rvars, #0]
ARM INSTRUCTIONS			
STATE	00000	00100	01000
R0	E	SOC TOS-1	SOC TOS-1
R1	E	SOD TOS	SOD TOS
R2	E	E	E
R3	(SOA+SOB) TOS	(SOA+SOB) TOS	SOE TOS-1
		E	SOF TOS

FIG. 6




FIG. 7




FIG. 9




FIG. 8




FIG. 10




FIG. 11





FIG. 13